CORE-V MCU
latest
CORE-V-MCU Introduction:
CORE-V-MCU Overview
Terminology
Open Source Development at the OpenHW Group
High Level Architecture
Device Characteristics
Package Information
CORE-V-MCU Integration
I/O Assignment Tables
Start-up
Memory Map
Interrupt Strategy
Clock Domains
eFPGA Clocking Strategy
PLL and System Clocks
Introduction
PLL Description
Fractional PLL
Clock Divisors
Clock Gating
Clock Setup
Debug Approach
Evaluation Kits
Software Support
CORE-V-MCU Bus Interconnect:
TCDM Interconnect
APB Peripheral Interconnect
CORE-V-MCU Subsystems:
Core Complex Subsystem
Micro-DMA Subsystem
eFPGA SubSystem
CORE-V-MCU IP Blocks:
APB Advanced Timer
APB SoC Controller
APB FLL Interface
APB_GPIO
APB Timer
ABP I2C Slave
APB Event Control
UDMA CAMERA Interface
UDMA I2C Master
UDMA SD Card Interface
UDMA QSPI Master
UDMA UART
CORE-V MCU
»
Clock Domains
Edit on GitHub
Clock Domains
¶
eFPGA Clocking Strategy
¶
PLL and System Clocks
¶
Introduction
¶
PLL Description
¶
Fractional PLL
¶
Clock Divisors
¶
Clock Gating
¶
Clock Setup
¶
Read the Docs
v: latest
Versions
latest
Downloads
On Read the Docs
Project Home
Builds